Topic / Trend Rising

AI Hardware and Semiconductor Landscape Shifts

RISC-V data center ambitions, NVIDIA's CUDA/NVLink moves, AMD's ROCm reset, HBM memory costs and supplier dynamics are reshaping the AI silicon landscape.

Detected: 2026-09-02 · Updated: 2026-09-02

Related Coverage

2026-09-01 ServeTheHome

NVIDIA Discusses CUDA for RISC-V and NVLink Fusion at Hot Chips 2026

At Hot Chips 2026 NVIDIA discussed CUDA for RISC-V and the role of the open ISA in NVLink Fusion systems. ServeTheHome's report signals an architectural direction: the CUDA toolchain could open to RISC-V hosts, loosening the x86 constraint in acceler...

#Hardware #LLM On-Premise #DevOps
2026-08-31 DigiTimes

MetaX posts first-half profit as China's AI GPU rivals remain split

MetaX reported a first-half profit, while China's AI GPU rival landscape remains divided. The result points to a domestic market maturing unevenly: vendor sustainability and integration with self-hosted stacks become key variables for organizations e...

#Hardware #LLM On-Premise #Fine-Tuning
2026-08-29 TechCrunch AI

Nvidia’s edge is moving beyond the GPU

Nvidia is shifting its competitive edge beyond the GPU, toward intelligent traffic control in data center systems. Adding compute cycles is no longer enough: governing flows across accelerators, memory, and network becomes the lever for efficiency. A...

#Hardware #LLM On-Premise #DevOps
2026-08-28 LocalLLaMA

Micron: HBM Takes Three Times the Wafer Area of DDR5 at Equal Capacity

Micron said at Hot Chips 2026 that HBM requires about three times the wafer area of DDR5 for the same capacity. The ratio won't improve with future generations. Each gigabyte of HBM in a datacenter GPU removes three gigabytes of conventional DRAM cap...

#Hardware #LLM On-Premise #DevOps
2026-08-27 Phoronix

AMD jumps from ROCm 7.14 to ROCm 10.0 in an attempt to end versioning chaos

AMD moves from ROCm 7.14 to ROCm 10.0 under the ROCm.AI name after a period of confusing release numbers split between stable branches and tech previews. For teams using AMD GPUs in self-hosted environments, a clear major version reduces uncertainty ...

#Hardware #LLM On-Premise #DevOps
2026-08-26 Phoronix

AMD Adds a gfx1250-strict Target to Its LLVM Backend for Instinct MI450

AMD has merged a new strict LLVM compiler target for the GFX1250 IP behind the Instinct MI450 accelerators. The change highlights the growing role of compiler toolchains in stable, reproducible AI infrastructure and in balancing compatibility with pe...

#Hardware #LLM On-Premise #Fine-Tuning
← Back to All Topics